

IN THE CLAIMS:

1. (Currently Amended) A nonvolatile memory comprising:
a memory cell array including a plurality of memory cells being formed in a matrix,
wherein at least one of the memory cells comprises:
a memory thin film transistor; and
a switching thin film transistor,
wherein said memory thin film transistor comprises:
a first semiconductor active layer comprising a channel forming region over an
insulating surface;
~~a floating gate electrode layer~~ adjacent to the first semiconductor active layer
with a first insulating film therebetween; and
a control gate electrode adjacent to the floating gate with a second insulating
film therebetween,
wherein said switching thin film transistor comprises:
a second semiconductor active layer over the insulating surface; and
a gate electrode adjacent to the second semiconductor active layer with a gate
insulating film therebetween,
wherein the first semiconductor active layer and the second semiconductor active layer
are in a common semiconductor island,
wherein a first thickness of the first semiconductor active layer of the memory thin
film transistor is thinner than a second thickness of the second semiconductor active layer of
the switching thin film transistor,
wherein the layer adjacent to the first semiconductor active layer traps electrons,
wherein the control gate is a laminate film comprising a first film, a second film and a
third film,
wherein the first film comprises tantalum nitride,
wherein the second film comprises tungsten, and
wherein the third film comprises tungsten nitride.

~~wherein a first region of the floating gate is located in an upper region of the channel forming region;~~

~~wherein a second region of the control gate is located in the upper region of the channel forming region; and~~

~~wherein an area of the first region is larger than an area of the second region.~~

2-76. (Canceled)

77. (Currently Amended) A semiconductor device comprising:

a substrate;

a non-volatile memory over the substrate;

a pixel portion over the substrate;

a source wiring driver circuit for driving the pixel portion over the substrate;

a gate wiring driver circuit for driving the pixel portion over the substrate; and

a correction circuit over the substrate,

wherein the non-volatile memory comprises a plurality of memory cells,

wherein at least one of the memory cells comprises:

a memory thin film transistor; and

a switching thin film transistor,

wherein said memory thin film transistor comprises:

a first semiconductor active layer comprising a channel forming region over an insulating surface;

a ~~floating gate electrode layer~~ adjacent to the first semiconductor active layer with a first insulating film therebetween;

a control gate electrode adjacent to the floating gate electrode with a second insulating film therebetween,

wherein said switching thin film transistor comprises:

a second semiconductor active layer over the insulating surface; and

a gate electrode adjacent to the second semiconductor active layer with a gate insulating film therebetween,

wherein the first semiconductor active layer and the second semiconductor active layer

are in a common semiconductor island,

wherein the layer adjacent to the first semiconductor active layer traps electrons,

wherein the control gate is a laminate film comprising a first film, a second film and a third film,

wherein the first film comprises tantalum nitride,

wherein the second film comprises tungsten, and

wherein the third film comprises tungsten nitride.

~~wherein a first region of the floating gate is located in an upper region of the channel forming region,~~

~~wherein a second region of the control gate is located in the upper region of the channel forming region, and~~

~~wherein an area of the first region is larger than an area of the second region.~~

78. (Currently Amended) A semiconductor device comprising:

a substrate;

a non-volatile memory over the substrate;

a pixel portion;

a source wiring driver circuit for driving the pixel portion over the substrate;

a gate wiring driver circuit for driving the pixel portion over the substrate; and

a memory controller circuit over the substrate for controlling the non-volatile memory circuit,

wherein the non-volatile memory comprises a plurality of memory cells,

wherein at least one of the memory cells comprises:

a memory thin film transistor; and

a switching thin film transistor,

wherein said memory thin film transistor comprises:

a first semiconductor active layer comprising a channel forming region over an insulating surface;

a floating gate electrode layer adjacent to the first semiconductor active layer with a first insulating film therebetween; and

a control gate electrode adjacent to the floating gate electrode with a second

insulating film therebetween,

wherein said switching thin film transistor comprises:

a second semiconductor active layer over the insulating surface; and

a gate electrode adjacent to the second semiconductor active layer with a gate insulating film therebetween,

wherein the first semiconductor active layer and the second semiconductor active layer are in a common semiconductor island,

wherein the layer adjacent to the first semiconductor active layer traps electrons,

wherein the control gate is a laminate film comprising a first film, a second film and a third film,

wherein the first film comprises tantalum nitride,

wherein the second film comprises tungsten, and

wherein the third film comprises tungsten nitride.

~~wherein a first region of the floating gate is located in an upper region of the channel forming region,~~

~~wherein a second region of the control gate is located in the upper region of the channel forming region, and~~

~~wherein an area of the first region is larger than an area of the second region.~~

79. (Currently Amended) A semiconductor device comprising:

a substrate;

a non-volatile memory over the substrate;

a pixel portion over the substrate;

a source wiring driver circuit for driving the pixel portion over the substrate;

a gate wiring driver circuit for driving the pixel portion over the substrate; and

a correction circuit over the substrate,

wherein the non-volatile memory comprises a plurality of memory cells,

wherein at least one of the memory cells comprises:

a memory thin film transistor; and

a switching thin film transistor,

wherein said memory thin film transistor comprises:

a first semiconductor active layer comprising a channel forming region over an insulating surface;

a ~~floating gate electrode layer~~ adjacent to the first semiconductor active layer with a first insulating film therebetween; and

a control gate electrode adjacent to the floating gate electrode with a second insulating film therebetween,

wherein said switching thin film transistor comprises:

a second semiconductor active layer over the insulating surface; and

a gate electrode adjacent to the second semiconductor active layer with a gate insulating film therebetween,

wherein the first semiconductor active layer and the second semiconductor active layer are in a common semiconductor island,

wherein a first thickness of the first semiconductor active layer of the memory thin film transistor is thinner than a second thickness of the second semiconductor active layer of the switching thin film transistor,

wherein the layer adjacent to the first semiconductor active layer traps electrons,

wherein the control gate is a laminate film comprising a first film, a second film and a third film,

wherein the first film comprises tantalum nitride,

wherein the second film comprises tungsten, and

wherein the third film comprises tungsten nitride.

~~wherein a first region of the floating gate is located in an upper region of the channel forming region,~~

~~wherein a second region of the control gate is located in the upper region of the channel forming region, and~~

~~wherein an area of the first region is larger than an area of the second region.~~

80. (Currently Amended) A semiconductor device comprising:

a substrate;

a non-volatile memory over the substrate;

a pixel portion;

a source wiring driver circuit for driving the pixel portion over the substrate;
a gate wiring driver circuit for driving the pixel portion over the substrate; and
a memory controller circuit over the substrate for controlling the non-volatile memory circuit,

wherein the non-volatile memory comprises a plurality of memory cells,

wherein at least one of the memory cells comprises:

a memory thin film transistor; and

a switching thin film transistor,

wherein said memory thin film transistor comprises:

a first semiconductor active layer comprising a channel forming region over an insulating surface;

a floating gate electrode adjacent to the first semiconductor active layer with a first insulating film therebetween; and

a control gate electrode adjacent to the floating gate electrode with a second insulating film therebetween,

wherein said switching thin film transistor comprises:

a second semiconductor active layer over the insulating surface; and

a gate electrode adjacent to the second semiconductor active layer with a gate insulating film therebetween,

wherein the first semiconductor active layer and the second semiconductor active layer are in a common semiconductor island,

wherein a first thickness of the first semiconductor active layer of the memory thin film transistor is thinner than a second thickness of the second semiconductor active layer of the switching thin film transistor,

wherein the layer adjacent to the first semiconductor active layer traps electrons,

wherein the control gate is a laminate film comprising a first film, a second film and a third film,

wherein the first film comprises tantalum nitride,

wherein the second film comprises tungsten, and

wherein the third film comprises tungsten nitride.

~~wherein a first region of the floating gate is located in an upper region of the channel~~

~~forming region,~~

~~wherein a second region of the control gate is located in the upper region of the channel forming region, and~~

~~wherein an area of the first region is larger than an area of the second region.~~

81. (Previously Presented) A semiconductor device according to claim 77, wherein the floating gate electrode comprises one of tantalum and tantalum alloy, and wherein the second insulating film comprises a thermal oxide film of the floating gate electrode.

82. (Previously Presented) A semiconductor device according to claim 78, wherein the floating gate electrode comprises one of tantalum and tantalum alloy, and wherein the second insulating film comprises a thermal oxide film of the floating gate electrode.

83. (Previously Presented) A semiconductor device according to claim 79, wherein the floating gate electrode comprises one of tantalum and tantalum alloy, and wherein the second insulating film comprises a thermal oxide film of the floating gate electrode.

84. (Previously Presented) A semiconductor device according to claim 80, wherein the floating gate electrode comprises one of tantalum and tantalum alloy, and wherein the second insulating film comprises a thermal oxide film of the floating gate electrode.

85-86. (Canceled)

87. (Currently Amended) A semiconductor device according to claim 77, wherein the semiconductor device is one selected from the group consisting of a liquid crystal display device and an EL display device.

88. (Currently Amended) A semiconductor device according to claim 78, wherein the semiconductor device is one selected from the group consisting of a liquid crystal display device and an EL display device.

89. (Currently Amended) A semiconductor device according to claim 79, wherein the semiconductor device is one selected from the group consisting of a liquid crystal display device and an EL display device.

90. (Currently Amended) A semiconductor device according to claim 80, wherein the semiconductor device is one selected from the group consisting of a liquid crystal display device and an EL display device.

91-92. (Canceled)

93. (Currently Amended) A semiconductor device according to claim 77, wherein the semiconductor device is one selected from the group consisting of a display, a video camera, a head-mounted type display, a DVD display, a goggle type display, a personal computer, a portable telephone, and a car audio.

94. (Currently Amended) A semiconductor device according to claim 78, wherein the semiconductor device is one selected from the group consisting of a display, a video camera, a head-mounted type display, a DVD display, a goggle type display, a personal computer, a portable telephone, and a car audio.

95. (Currently Amended) A semiconductor device according to claim 79, wherein the semiconductor device is one selected from the group consisting of a display, a video camera, a head-mounted type display, a DVD display, a goggle type display, a personal computer, a portable telephone, and a car audio.

96. (Currently Amended) A semiconductor device according to claim 80, wherein the semiconductor device is one selected from the group consisting of a

display, a video camera, a head-mounted type display, a DVD display, a goggle type display, a personal computer, a portable telephone, and a car audio.

97. (Previously Presented) A nonvolatile memory according to claim 1, wherein the first and the second semiconductor active layers contain amorphous silicon germanium.

98. (Currently Amended) A semiconductor device according to claim 77, wherein the first and the second semiconductor active layers contain amorphous silicon germanium.

99. (Currently Amended) A semiconductor device according to claim 78, wherein the first and the second semiconductor active layers contain amorphous silicon germanium.

100. (Currently Amended) A semiconductor device according to claim 79, wherein the first and the second semiconductor active layers contain amorphous silicon germanium.

101. (Currently Amended) A semiconductor device according to claim 80, wherein the first and the second semiconductor active layers contain amorphous silicon germanium.

102. (Currently Amended) A nonvolatile memory according to claim 1, ~~wherein the floating gate electrode~~ the layer adjacent to the first semiconductor active layer comprises one of tantalum and tantalum alloy, and
wherein the second insulating film comprises a thermal oxide film of the floating gate electrode.

103. (New) A nonvolatile memory according to claim 1, wherein the layer adjacent to the first semiconductor active layer is an electrically conductive layer.

104. (New) A semiconductor device according to claim 77, wherein the layer adjacent to the first semiconductor active layer is an electrically conductive layer.

105. (New) A semiconductor device according to claim 78, wherein the layer

adjacent to the first semiconductor active layer is an electrically conductive layer.

106. (New) A semiconductor device according to claim 79, wherein the layer adjacent to the first semiconductor active layer is an electrically conductive layer.

107. (New) A semiconductor device according to claim 80, wherein the layer adjacent to the first semiconductor active layer is an electrically conductive layer.